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Abstract- In commercial architectures, the routing consumes most of the chip area, and is responsible for most of the circuit
delay. In this paper a new technique of reconfiguring FPGA circuits is proposed. The proposed technique uses BLRB
approach for reconfiguring the FPGA. By this approach the routing path is less and the overall delay required to recover
from fault is very less. Whenever any fault occurs the spare is selected in such way that whichever spare is nearer is chosen
for reconfiguration. By selecting the nearest spare the routing path is decreased. In this method multiple faults are
reconfigured at a time and the reconfigured bits are generated.
Keywords- BLRB, CLB, FPGA

I.

possible and no reconfiguration is needed. If a fault
does affect the system function, we determine the
best alternate configurations that avoid the faulty
resources. To enable automatic recovery of a device
after damage, an autonomous BLRB algorithm is
implemented and tested. An example circuit is taken
and analyzed in this work. An FPGA architecture
consisting of 25 CLB considered as an example.

INTRODUCTION

Intellectual property core (IP) is a reusable unit of
logic, cell or chip layout design. IP cores can be used
as building blocks within ASIC chip designs or
FPGA logic designs. An IP core is a block of logic or
data that is used in making a field programmable gate
array (FPGA) or application specific integrated
circuit for a product. Field-programmable gate arrays
(FPGAs) is completely general medium for
implementing the digital logic. There are many
different FPGA architectures available from various
vendors for example- Altera [11], Xilinx [12].
Although the exact structure of these FPGAs varies
from vendor to vendor, all FPGAs consist of the three
fundamental components: Logic Blocks, I/O blocks,
and the Programmable Routing. What comprises of a
logic block, and how the programmable routing is
organized defines the particular architecture. A logic
block is used to implement the small portion of the
circuit being implemented using an FPGA. The
programmable routing is used to make all the
required connections among the various logic block
and the required connections to the I/O (input/output)
blocks.

II.

RELATED RESEARCH

In this section, a brief description about some
techniques for tolerating faults in FPGAs is
discussed. in this paper, we have limited the scope to
reflect a few key efforts that provided some
information for our work. For a more detailed,
quantitative analysis of different online and offline
FT techniques, see [2]. Several techniques employ
column or row shifting [3], [4]. In [3], Hatori et
al.introduced a single spare column for tolerating
faults. They used specialized selector circuitry to
reconfigure FPGA circuits in the presence of faults.
Similar to methods used for FT in SRAMs,at least
one additional column of PLB is faulty, its column is
eliminated and all functions mapped to the columns
between the faulty column and the closest spare are
shifted toward the spare column algorithm .Kelly and
Ivey use redundancy to bypass faults in applications
mapped to FPGAs [7]. Their FT technique relies on a
shift method to reconfigure in the presence of faults.
They incorporate a reconfiguration switch to
reconfigure and they use normal place and route
(PAR) tools for mapping circuits to FPGAs. The
switch matrix network makes their technique more
flexible than the column and row techniques in [9]
and [10]. For an average FPGA utilization or 80%,
20% of the resources should be available for spares.
In [8], Cuddapah and Corba used Xilinx SRAMbased FPGAs to demonstrate the FT capabilities of
FPGAs. In their study, they randomly picked PLBs to

Routing in FPGAs consists of wire segments of
varying lengths which can be interconnected using
electrically programmable switches. Density of logic
block used in an FPGA depends on the length and
number of wire segments used for routing. Number of
segments used for the interconnection typically is a
tradeoff between density of logic blocks used and
amount of area used up for routing.
In this paper we present an efficient path routing
method using nearest spare for reconfiguration of
FPGA. In this approach first, we determine if the
system can continue to work correctly in the presence
of the located faults. In most of the situations this is
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be faulty. They reconfigured the circuit around these
faults using commercially available PAR tools. The
main contributions of their work were an algorithm to
determine fault coverage (the ability to reconfigure
around a given number of faults) of a design and a
definition of the fault recovery rate for any given
design implemented in an SRAM-based FPGAs.
Additionally, they demonstrated that fault recovery
was feasible on FPGAs by other than modular
redundant methods. Similar to Kelly and Ivey, their
method requires some unused or spare resources, and
the fault tolerance depends on how many spares are
available. Dutt and Hanchek et al. developed a
method to increase FPGA yield [9], [10]. Their
method used node covering and reserved routing
resources to replace the functionality of faulty PLBs.
One row (column) of PLBs is reserved for spares. If a
PLB in any given column (row) was faulty, the
functionality of all PLBs in the column (row) from
the faulty PLB to the spare PLB was shifted toward
the spare PLB. Spare routing resources were used to
eliminate overhead of rerouting the updated circuit
placement. The main advantage of this method is that
it is very fast relative to reconfiguration time. Since
the spare resources have already been allocated to
cover a limited number of faults, the reconfiguration
time is linear with respect to the number of faults.
Like many of the previous methods, the main
problem with this offline technique is the limited
number of faults that can be tolerated in each column
(row). At most, they guarantee toleration of one fault
per spare row or column. This paper is organized as
follows section III BLRB approach describing the
overall flowchart. In section V the implementation
part is discussed with explanation at each stage. In
section VI results and discussion
III.

IV.

APPLICATION CIRCUIT (ADDER)

Figure 2 : An example of adder circuit.

An example of an adder circuit is analyzed in this
work. A FPGA consisting of 25 CLBs is considered.
The CLB is the main resource for implementing both
combinational and sequential circuits. A CLB
consists of multiplexers, inverters, flipflops, LUT etc.
The inputs for the method are the bit streams. This bit
streams define the structural and functional
description of the circuit. The functions performed by
each CLB are shown in table 1.

Function
F0
F1
F2
F3
F4
F5

Table 1.
Function code
010
000
000
000
010
001

Function type
X^Y
X &Y
X &Y
X &Y
X^Y
X|Y

When the circuit is evolved some of the CLBs are
active and some will be the spare. The spare CLBs
are used for reconfiguration. This can be seen from
fig 9 when ever any fault occurs the spare that is near
to the fault is selected and reconfiguration is done.

AUTONOMOUS RESTRUCTURING
V.

IMPLEMENTATION

In this BLRB (Best left right block) approach when
ever any fault occurs the fault is replaced by the best
near spare that is available. The algorithm is
explained as follows
A.Separation of Bits
We get the bit streams from the faulty resource to
reconfigure the FPGA. At first the bit streams are
separated by inputs, outputs and functions. A sample
application corresponding to adder circuit is realized
on an evolved circuit is considered. The application
uses 217 bits as the configuration word for a FPGA
and has 25 configurable logic blocks (CLBs). The
VRC decoder gives a 25 bit word as input to
represent the active and spare CLBs among the 25
CLBS.
B. Inter Connection Identification
In this the CLB number to which the present CLB is
connected is known and in similar way identify for all

Figure 1: showing the overall implementation of Autonomous
restructuring
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reconfiguration is done and is shown in following
figures

the CLBs and whole structure is known by this way.
Once whole structural description is identified the
spare, active CLBs are known explicitly. To extract
the CLB number to which the present CLB is
connected at the input side is known by using this
formula
CORRECTINGFACTOR + CLB NUMBER=INPUT
NUMBER. -------- Equation.1
The correcting factor depends up on the FPGA that is
selected.
C.Spare Finding
Finding the best spare from the spares available. Here
we are finding out the best spare that is suitable for
the fault .by selecting the nearest spare the
interconnection path is reduced when compared to
selecting any of the available spares. And latency is
also reduced and reconfiguration is done in time and
path delay is less by selecting the nearest spare .by
reducing the path delay the time required to get the
output in time may achieve. If the spare selected is
not near then the path delay is more and signal from
input to output is more by this there is considerable
delay at the final output.

Figure 3: An example of FPGA of 8x8 size. Showing the edge
CLB and spare and faulty CLB.

faulty CLB
Spare CLB
Active CLB

LSpare [t1] = I; RSpare [t2]=I ;
Where I indicates the first spare found near the fault.
From these two LSpare and RSpare the best CLB is
selected and given for reconfiguration.
D.Reconfigurtion of CLB
Once fault location is known using well known
detection and diagnosing fault the next step is
reconfiguration. The reconfiguration is done to the
selected spare structurally as well as functionally. The
fault CLB configuration bits i.e. inputs and function
bits will be copied to found spare. Now left thing is
structural connection of the fault CLB connection to
the spare CLB connection. The following are the
steps for connection
• Decode the CLB number to which the
present CLB inputs are connected by using
Equ 1.
•
Generate new input bit stream for spare
using Equation 1
• Generate reconfigured configuration bits by
replacing new input bit stream and
functional bits at spare location.
•
Now update the active spare bit stream
indicating the faulty CLB location. By this
from the input stream given by resource
there will be an extra fault added and one
spare less from available 64 CLB.
VI.

Figure 4: Showing the best possible spares for each fault.

Figure 5: Selected the best spare after applying BLRB
algorithm.

RESULTS AND DISCUSSION

Figure 6: After reconfiguration of faulty CLB by selecting
spare.

In this example randomly some spares and edge spare
are identified and accordingly some faults are
identified and by using the BLRB approach the

In fig 2 an example of FPGA is taken by selecting
few faults randomly and spares and edge spares.
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After identifying the spares and faults the next
process is finding the nearest spare for the fault
identified .From fig 4 we can see the nearest spare
and the spares identified. By using the BLRB
approach the nearest spare that is found is shown in
fig 5.After finding the best spare that is suitable
reconfiguration is done to that faulty spare
.reconfiguration is done structurally and functionally
to the fault with the help of spare that is shown in fig
6.
Figure 11: Reconfiguration of faulty CLB with spare

VII. IMPLEMENTATION RESULTS
The results obtained by implementing the algorithm
presented in section V is presented here. In this the
method finds for best spare that is suitable for
reconfiguration that output can be seen from fig
11.the algorithm dynamically selects the best spare
and fault is reconfigured accordingly. The algorithm
presented here selects the best spare dynamically. The
outputs of the various fault decoding IP cores is given
in Table 2.

Figure 12: Multiple faults reconfiguration and generation of
new bit streams

Table 2
Status

Spares available

Spare selected

CLB 3 Faulty

CLB7,CLB6

CLB6

Figure 7: Input and function identification output

VIII. CONCLUSION
In this approach a new approach to reconfigure the
faulty CLB by the best Spare CLB is presented. An
example circuit is taken and analyzed in this work.
This approach can work for multiple faults and
reconfiguration is done in online. By selecting the
nearest spare for reconfiguration the path between the
CLB’s is short even after occurrence of fault.
Figure 8: Identifying the active and spares output
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